David Žaitlík 8b6c134d04 Created a testing panel		2021-11-24 20:48:42 +01:00
..
Test_Panel	Created a testing panel	2021-11-24 20:48:42 +01:00
fp-info-cache	Finished the 4 layer design.	2021-11-24 20:48:25 +01:00
rht_wired_sensor-cache.lib	Redesigned the PCB with breakaway tabs.	2021-11-17 23:25:18 +01:00
rht_wired_sensor-rescue.dcm	Added testpoints and labels. Rounded tracks. Created 2layer and 4 layer variants of the 25x25mm size. Created longer and thinner version.	2021-10-02 23:22:36 +02:00
rht_wired_sensor-rescue.lib	Added testpoints and labels. Rounded tracks. Created 2layer and 4 layer variants of the 25x25mm size. Created longer and thinner version.	2021-10-02 23:22:36 +02:00
rht_wired_sensor.kicad_pcb	Finished the 4 layer design.	2021-11-24 20:48:25 +01:00
rht_wired_sensor.kicad_pcb-bak	Finished the 4 layer design.	2021-11-24 20:48:25 +01:00
rht_wired_sensor.pro	Added testpoints and labels. Rounded tracks. Created 2layer and 4 layer variants of the 25x25mm size. Created longer and thinner version.	2021-10-02 23:22:36 +02:00
rht_wired_sensor.sch	Redesigned the PCB with breakaway tabs.	2021-11-17 23:25:18 +01:00
rht_wired_sensor.sch-bak	Redesigned the PCB with breakaway tabs.	2021-11-17 23:25:18 +01:00
sym-lib-table	Added testpoints and labels. Rounded tracks. Created 2layer and 4 layer variants of the 25x25mm size. Created longer and thinner version.	2021-10-02 23:22:36 +02:00